


12/8/96

Dennis  
layout of BUZ72A  
as promised  
Regards  
Eun



CHIP BACK IS DRAIN

E & O E. Dice can be supplied to this layout only if it forms part of a specification or the chip identification, if below, is requested. Chip back potential is the level at which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated above. If no potential is given the chip back should be isolated. Nominal metallisation thicknesses are based on manufacturer's information. 1 mil. = 0.001 inch. Tolerance ±3 mils.

<p>Approved <i>[Signature]</i></p> <p>Date 12/08/96</p>	<table border="1"> <thead> <tr> <th>Metallisation Type</th> <th>Metallisation Thickness (KÅ)</th> </tr> </thead> <tbody> <tr> <td>Top : Al</td> <td></td> </tr> <tr> <td>Back : Ag</td> <td></td> </tr> <tr> <td>Back Potential</td> <td>: Drain</td> </tr> <tr> <td>Manufacturer's Part N°</td> <td>:</td> </tr> </tbody> </table>	Metallisation Type	Metallisation Thickness (KÅ)	Top : Al		Back : Ag		Back Potential	: Drain	Manufacturer's Part N°	:	<table border="1"> <thead> <tr> <th>Chip Identification</th> </tr> </thead> <tbody> <tr> <td>Line Source :</td> </tr> <tr> <td>Mask Reference :</td> </tr> <tr> <td>Process :</td> </tr> <tr> <td>Version :</td> </tr> <tr> <td>Geometry :</td> </tr> </tbody> </table>	Chip Identification	Line Source :	Mask Reference :	Process :	Version :	Geometry :
Metallisation Type	Metallisation Thickness (KÅ)																	
Top : Al																		
Back : Ag																		
Back Potential	: Drain																	
Manufacturer's Part N°	:																	
Chip Identification																		
Line Source :																		
Mask Reference :																		
Process :																		
Version :																		
Geometry :																		
	<p>Chip Dimensions (mils.) 100 x 95 x 9</p>	<p>Bond Pads S 67x 47 G 25x17</p>																
	<p>SIEMENS BUZ72A</p>	<p>Issue 1</p>																